IS43R83200D-6TLI

ISSI
870-IS43R83200D-6TLI
IS43R83200D-6TLI

Mfr.:

Description:
DRAM 256M, 2.5V, DDR, 32Mx8, 166MHz, 66 pin TSOP II (400 mil) RoHS, IT

Datasheet:
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
More Information
Learn more about ISSI IS43R83200D-6TLI

Availability

Stock:
Non-Stocked
Factory Lead Time:
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:

Pricing (USD)

Qty. Unit Price
Ext. Price
$8.36 $8.36
$7.78 $77.80
$7.54 $188.50
$7.36 $368.00
$6.99 $754.92
$6.96 $1,503.36
$6.86 $3,704.40
$6.77 $7,311.60
2,592 Quote

Product Attribute Attribute Value Select Attribute
ISSI
Product Category: DRAM
RoHS:  
SDRAM - DDR
256 Mbit
8 bit
166 MHz
TSOP-II-66
32 M x 8
6 ns
2.3 V
2.7 V
- 40 C
+ 85 C
IS43R83200D
Tray
Brand: ISSI
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: CN
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 108
Subcategory: Memory & Data Storage
Supply Current - Max: 280 mA
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Datasheet

This functionality requires JavaScript to be enabled.

CNHTS:
8542319090
USHTS:
8542320024
JPHTS:
854232021
KRHTS:
8542321010
MXHTS:
8542320201
ECCN:
EAR99

IS43R32800D 8Mx32 256-Mbit DDR SDRAM

ISSI IS43R32800D 8Mx32 256-Mbit DDR SDRAM achieves high-speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 268,435,456-bit memory array is internally organized as four banks of 64MB to allow concurrent operations. The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts. The programmable features of burst length, burst sequence, and CAS latency enable further advantages.

DDR SDRAM

ISSI 512-Mbit DDR SDRAM achieves high-speed data transfer using pipeline architecture and two data word accesses per clock cycle. The 536,870,912-bit memory array is internally organized as four banks of 128Mb to allow concurrent operations. The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts. The programmable features of burst length, burst sequence, and CAS latency enable further advantages. The device is available in 8-bit, 16-bit, and 32-bit data word sizes. Input data is registered on the I/O pins on both edges of Data Strobe signal(s), while output data is referenced to both edges of Data Strobe and both edges of CLK. ISSI 512-Mbit DDR SDRAM commands are registered on the positive edges of CLK.

An unexpected error has occurred.


Have a question? Please visit the Help Centre.
For questions about a specific order, please log in to your account.

If you encounter further problems, please contact us on 800-346-6873 or email help@mouser.com.